


VHDL programmering

VHDL

- (Very high speed Integrated circuits)
Hardware Description Language
- IEEE standard 1076-1993 Den benytter
vi!!
- Hvornår blev den frigivet som standard
første gang??
- Ca. 1980!!

VHDL struktur



VHDL struktur

- ENTITY (enhed) "Skal være det samme som projekt-navnet!!" Case sensitiv!!!
- VHDL kode skal starte biblioteker og derefter "ENTITY" efterfulgt af (Projektnavnet)

VHDL kode

```
-- Quartus II VHDL Template           ← TEXT
-- Configurable gate architecture
library ieee;use
ieee.std_logic_1164.all;
entity VHDL1 is
    port
    (
        i1 : in std_logic;
        i2 : in std_logic;
        o1 : out std_logic    );
end VHDL1;
```

← Biblioteker

← Start på deklaration

Mode → i1 : in std_logic;

Definition på porte → i2 : in std_logic;

← ENTITY slut!!

Porte

- MODE
 - IN: input signal
 - OUT: output signal
 - BUFFER: output der kan læses i VHDL koden
 - INOUT: både og

Type

- TYPE
 - *bit*: 0 og 1 værdier
 - *Bit_vector*: Kan eks. Være Bit_vector(0 to 7)
 - *Std_logic*, *std_ulogic*, *std_logic_vector*,
std_logic_ulogic: Kan indtage 9 forskellige værdier!
Brug altid *std_logic* eller *std_logic_vector*!!!!
 - *Boolean*: false eller true
 - *Integer*: hele tal
 - *Real*: med komma
 - *Character*: Karakterer ikke tal værdier
 - *Time*: tid

Arkitektur

```
architecture and_gate of VHDL1 is
begin
    o1 <= i1 AND i2;
end and_gate;
```

Navn

Entity

Logisk udtryk!

Arkitektur

```
architecture or_gate of VHDL1 is
begin
    o1 <= i1 OR i2;
end or_gate;
```


Arkitektur

```
architecture xor_gate of VHDL1 is
begin
    o1 <= i1 XOR i2;
end xor_gate;
```

Arkitektur


```
Entity VHDL1 is
    port: (A,B:in std-logic;
           Z: out std_logic);
End;
architecture Xnor of VHDL1 is
    signal X,Y: std_logic; ← Interne signaler!!!
begin
    X <= A AND B;
    Y<= (not A) and (not B);
    Z<= X or Y
end Xnor;
```

Gates




VHDL indtasting

- Tryk : "NEW"
- "VHDL File"



VHDL indtasting

- "Template"



VHDL indtasting

vhdl1.vhd | Compilation Report - Fl... | Block1.bdf | vhdl1.wlf | Simulation Report - Sim... | Vhdl2.vhd

Insert Template

Language templates:

- + Verilog HDL
- + SystemVerilog
- VHDL
 - Full Designs
 - + RAMs and ROMs
 - + Shift Registers
 - + State Machines
 - + Arithmetic
 - Configurations
 - Configuration Declarations
 - Configurable Gate Architecture**
 - Configurable Component
 - Configurable Component
 - Configuration Specification
 - + Constructs
 - + Logic
 - + Synthesis Attributes
 - + Altera Primitives
 - User
 - + AHDL
 - + Quartus II TCL

Preview:

```

-- Quartus II VHDL Template
-- Configurable gate architecture

library ieee;
use ieee.std_logic_1164.all;
entity configurable_gate is
  port
  (
    i1 : in std_logic;
    i2 : in std_logic;
    o1 : out std_logic
  );
end configurable_gate;


-- Three possible architectures
architecture and_gate of configurable_gate is
begin
  o1 <= i1 AND i2;
end and_gate;

architecture or_gate of configurable_gate is
begin
  o1 <= i1 OR i2;
end or_gate;

```

Save Insert Close

VHDL ind i Schematic



Opgave

- Lav 7 seg. med VHDL, et element for hvert segment.
- Lave 7 segment med Logic Friday!!
 - Link til www adr på Mars!

Compute kode

```
-- Quartus II VHDL Template
-- Configurable gate architecture
library ieee;
use ieee.std_logic_1164.all;
entity compute is
    port (F : in std_logic_vector(2 downto 0);
          A_in, B_in : in std_logic;
          A_out, B_out : out std_logic;
          F_A_B : out std_logic);
end compute;

-- Three possible architectures
architecture Behavioral of compute is
begin
    with F select
        F_A_B <= A_in and B_in when "000",
                  A_in or B_in when "001",
                  A_in xor B_in when "010",
                  '1' when "011",
                  A_in nand B_in when "100",
                  A_in nor B_in when "101",
                  A_in xnor B_in when "110",
                  '0' when others;
    A_out <= A_in;
    B_out <= B_in;
end architecture Behavioral;
```

Opgave

- VHDL "Compute" kode analyseres?
- Hvordan virker den?

Tæller op og ned

```

• library IEEE;
• use IEEE.std_logic_1164.all;
• use IEEE.STD_LOGIC_ARITH.ALL;
• use IEEE.STD_LOGIC_UNSIGNED.ALL;

• entity up_down_counter is
• port (clk, enable, up_down : in std_logic;
•           synch_reset: in std_logic;
•           Q: out std_logic_vector(7 downto 0));
• end entity up_down_counter;

• architecture counter_behavior of up_down_counter is
• signal count:std_logic_vector(7 downto 0);
• begin
• process(clk, synch_reset) -- sensitivity list
• begin
•     if(synch_reset='1') then count <= "00000000";
•         elsif (clk'event and clk='1') then
•             if (enable='1') then
•                 if (up_down='1') then count<=count+"0000001";
•                     else count<=count-"0000001";
•                 end if;
•             end if;
•         end if;
•         Q<=count;
•     end process;
• end architecture counter_behavior;

```

Opgave

- Analysere tælleren, hvordan virker den?